A method, apparatus, and computer program product that performs yield
estimates using critical area analysis on integrated circuits having
redundant and non-redundant elements. The non-redundant elements are
ignored or removed from the critical area analysis performed for
undesired opens.