Methods and apparatuses for entering at least one memory into a test mode
are provided. At least one test MRS bit may be stored in a first register
for controlling the memory. At least one test MRS code may be programmed
into a second register. Each of the at least one bits stored in the first
register may correspond one of the at least one test MRS codes stored in
the second register.