A multi-layered metal line of a semiconductor device has a lower metal
line and an upper metal line. The upper metal line includes a diffusion
barrier, which is made of a stack of a first WN.sub.x layer, a
WC.sub.yN.sub.x layer and a second WN.sub.x layer.