A method to form interconnect structures including nano-scale, e.g., sub-lithographic, lines and vias for future generation of semiconductor technology using self-assembly block copolymers that can be placed at a specific location using a pre-fabricated hard mask pattern is provided. The inventive method provides an interconnect structure in which the line is self-aligned to the via.

 
Web www.patentalert.com

< Polymer, resist protective coating material, and patterning process

> High use temperature nanocomposite resins

> Multi-layer nano-particle preparation and applications

~ 00529