A technique of operating a processor includes determining whether a floating point unit (FPU) of the processor is to operate in a full-bit mode or a reduced-bit mode. An instruction is fetched and the instruction is decoded into a single operation, when the full-bit mode is indicated, or multiple operations, when the reduced-bit mode is indicated.

 
Web www.patentalert.com

< Efficient use of communication channel for periodic/occasional lower-priority and/or opportunistic data exchanges

> Fault code memory administrator with a driving cycle state machine concept

> Systems and methods for verifying the trustworthiness of a file comprising computer instructions
~ 00534