< Dynamic summary module
> Efficient use of communication channel for periodic/occasional lower-priority and/or opportunistic data exchanges
> Processor with power saving reconfigurable floating point unit decoding an instruction to single full bit operation or multiple reduced bit operations
|
