An address buffer circuit for a semiconductor memory device wherein an address buffer is enabled (to output an internal address signal) in response to a first level of a control signal and, but is disabled in response to a second level of the control signal. An address buffer control unit generates the control signal at the second level in `no operation` state (NOP command) in which the semiconductor memory device does not perform data accessing operations and generates the control signal at the first level while the semiconductor memory device performs data accessing operations, thereby reducing or minimizing the output of an internal address buffered and output by the address buffer at and thus reducing power consumption during no-operation states of the semiconductor memory device.

 
Web www.patentalert.com

< Method and apparatus for chemical monitoring

> Synchronization of remote units using multiple adjustments

> Dynamically controlling the rate and internal priority of packets destined for the control plane of a routing device

~ 00541