The size of BV.sub.DSS distribution is controlled by the active manipulation of the distribution of silicon parameters across a wafer to offset opposing effects inherent in the wafer fabrication process. Thus, the resistivity of the silicon wafer is increased toward the edge of the wafer. This offsets the drop-off of BV.sub.DSS across the wafer caused in wafer fabrication by deeper trenches at the edge of the wafer. This causes a flatter BV.sub.DSS profile across the wafer and significantly reduced BV distribution over the wafer.

 
Web www.patentalert.com

< Vertical floating body cell of a semiconductor device and method for fabricating the same

> CMOS device and method of manufacturing same

> Top-oxide-early process and array top oxide planarization

~ 00550