A memory cell includes transistors and two read ports. Each read port is
configured to be connected to a read line. The memory cell is configured
such that in a read operation of the memory cell an information stored in
the memory cell is readable by a differential reading including an
evaluation of an electric current between the two read ports.