A threshold control layer of a second MIS transistor is formed under the
same conditions for forming a threshold control layer of a first MIS
transistor. LLD regions of the second MIS transistor are formed under the
same conditions for forming LDD regions of a third transistor.