Enhancing relocatability of partial configuration bitstreams from a first area to a second area of programmable logic of an integrated circuit is described. A first set and a second set of logic resources of the programmable logic are identified. The first set and the second set of logic resources are respectively associated with the first area and the second area, the second area being wholly or partially offset from the first area. Differences between the first set of logic resources and the second set of logic resources are identified. The differences are associated with one or more of different types of circuit resources in each of the first area and the second area. Prohibit constraints associated with the differences are set.

 
Web www.patentalert.com

< Method and apparatus for compensating an integrated circuit layout for mechanical stress effects

> Method and apparatus for generating an area constraint for a module in a programmable logic device

> Prediction mechanism for subroutine returns in binary translation sub-systems of computers

~ 00584