Method and apparatus for compensating an integrated circuit design for mechanical stress effects. One aspect of the invention relates to designing an integrated circuit. Layout data is obtained that describes layers of the integrated circuit. At least one of the layers is analyzed to detect at least one structure susceptible to damage from mechanical stress. A bias is automatically added to each of the at least one structure to reduce mechanical stress of the at least one structure as fabricated. Augmented layout data is then provided for the integrated circuit.

 
Web www.patentalert.com

< Interface and system for manipulating thumbnails of live windows in a window manager

> Enhancing relocatability of partial configuration bitstreams

> Method and apparatus for generating an area constraint for a module in a programmable logic device

~ 00584