A routing block using a switch with a pulsed serial link. An input of a routing block is supplied with an information signal. The routing block has multiple outputs. The information signal includes a first edge and a second edge on a single line. The first and second edges are separated by a time period. One of the first and second edges represents information conveyed by the signal. The other one of the first and second edges provides timing information. The information signal controls the routing block to select one of the multiple outputs and the transferring the signal to said selected one of said multiple outputs. Depending on the number of bits of information transmitted in each pulse and the number of switches controlled by the control information, the decoded control data will include at least one bit outputted serially to a control signal generator block.

 
Web www.patentalert.com

< On-chip samplers for asynchronously triggered events

> Method and apparatus for dynamic frequency voltage switching circuit synthesis

> Method, a language and a system for the definition and implementation of software solutions by using a visualizable computer executable modeling language

~ 00595