A memory comprising at least one memory cell operationally connected to a bit line, a source line and a word line. The memory cell comprises a substrate having a first source contact, a second source contact, and a bit contact between the first source contact and the second source contact, a first transistor gate electrically connecting the first source contact and the bit contact and a second transistor gate electrically connecting the bit contact and the second source contact. The word line electrically connects the first transistor gate to the second transistor gate.

 
Web www.patentalert.com

< MEMORY CELLS INCLUDING NANOPOROUS LAYERS CONTAINING CONDUCTIVE MATERIAL

< PROGRAMMABLE METALLIZATION CELLS AND METHODS OF FORMING THE SAME

> POLARITY DEPENDENT SWITCH FOR RESISTIVE SENSE MEMORY

> MEMORY CELL WITH RADIAL BARRIER

~ 00606