A cross point memory cell includes a portion of a first distributed diode,
a portion of a second distributed diode, a memory layer located between
the portion of the first distributed diode and the portion of a second
distributed diode, a bit line electrically connected to the first
distributed diode, and a word line electrically connected to the second
distributed diode.