A thin film transistor (TFT) and method of fabricating the same. A planarization layer of polymer is formed on the interlayer to reduce short-circuit. The planarization layer further reduces the capacitance of the crossover capacitor and the delay time of the LCD panel using the TFT is therefor minimized. A gate thereof can be design under the data line to increase aperture ratio.

Um transistor da película fina (TFT) e método de fabricar o mesmo. Uma camada do planarization de polímero é dada forma no interlayer para reduzir o short-circuit. A camada do planarization mais adicional reduz a capacidade do capacitor do cruzamento e atrasa a época do painel do LCD que usa o TFT é minimizado therefor. Uma porta disso pode ser projeto sob a linha de dados para aumentar a relação da abertura.

 
Web www.patentalert.com

< Protective coating for electrolytic capacitors

< Compositions and methods relating to cyclic compounds that undergo nucleotide base pair-specific interactions with double-stranded nucleic acids

> BGA package and method of fabrication

> Mask on a polymer having an opening width less than that of the opening in the polymer

~ 00068