A novel method is provided for dynamically programming a programmable logic device (PLD). The method involves programming a required test pattern into the PLD using a programming pulse signal having the minimum pulse width. Then, the PLD programming is verified. If the PLD programming is found to be improper, the pulse width of the programming pulse signal is automatically adjusted to a normal pulse width greater than the minimum pulse width. Thereafter, the required test pattern is again programmed into the PLD using the programming pulse signal having the normal pulse width.

 
Web www.patentalert.com

< Method and apparatus for optimized multiprocessing in a safe language

< Self-testing of magneto-resistive memory arrays

> On chip programmable data pattern generator for semiconductor memories

> Method and system of harmonic regulation

~ 00070