Cross point memory array using multiple modes of operation. The invention
is a cross point memory array that uses a read mode to determine the
resistive state of a memory plug, a first write mode to cause the memory
plug to change from a first resistive state to a second resistive state,
and a second write mode to cause the memory plug to change from the second
resistive state back to the first resistive state.
