Address translation apparatus, address translation method, and two-layer address translation apparatus

   
   

A first table stores operand data for translation of operand virtual address into a physical address. A second table stores instruction data for translation of instruction virtual address into a physical address. The first and the second tables are formed in one memory. If operand access and instruction access are generated simultaneously, the operand access is executed with priority and the instruction virtual address is held in a wait register after that the instruction access is executed after finishing the operand access based on a wait instruction virtual address.

 
Web www.patentalert.com

< Computer system implementing a multi-threaded stride prediction read ahead algorithm

< Emulated target associative memory system with a multi-digit incrementable validity counter

> Method and apparatus for a low latency source-synchronous address receiver for a host system bus in a memory controller

> High-performance, superscalar-based computer system with out-of-order instruction execution

~ 00191