A method and system for dicing a semiconductor wafer providing a structure with
greatly reduced backside chipping and cracking, as well as increased die strength.
Semiconductor chip structures obtained from wafers diced according to this invention
are also encompassed.