Reducing effects of noise coupling in integrated circuits with memory arrays

   
   

A method for reducing noise coupling in a memory array is disclosed. The memory array includes a plurality memory cells interconnected by wordlines, bitlines, and platelines. The memory cells are arranged in columns having first and second bitlines coupled to a sense amplifier. During a memory access, at least adjacent bitlines pairs are not activated. The selected bitline pair or pairs are provided with a plateline pulse.

 
Web www.patentalert.com

< Semiconductor device and method for the manufacture thereof

< Nonvolatile ferroelectric memory device

> Integrated circuit ferroelectric memory devices including plate lines directly on ferroelectric capacitors

> Semiconductor device and method of manufacturing the same

~ 00194