Some embodiments of the invention provide a method of for routing nets within a region of an integrated circuit ("IC") layout. The method selects a net in the IC layout region. It then identifies a topological route for the selected net. From the selected net's topological route, this method then generates a geometric route for the selected net.

 
Web www.patentalert.com

< Web-based customer prospects harvester system

< Decomposing IC regions and embedding routes

> Method and apparatus for generating topological routes for IC layouts using perturbations

> Method and apparatus for searching for a pre-defined code in a bit stream
~ 00216