A structure for use as a MOSFET employs an SOI wafer with a SiGe island resting on the SOI layer and extending between two blocks that serve as source and drain; epitaxially grown Si on the vertical surfaces of the SiGe forms the transistor channel. The lattice structure of the SiGe is arranged such that the epitaxial Si has little or no strain in the direction between the S and D and a significant strain perpendicular to that direction.

 
Web www.patentalert.com

< Liquid crystal display having passivation layer partially exposing gate insulating layer

< Dual damascene pattern liner

> Method of making semiconductor device by polishing with intermediate clean polishing

> Semiconductor fabricating apparatus with function of determining etching processing state

~ 00225