An embodiment of the invention is a dual damascene layer 13 of an integrated circuit 2 containing a dual damascene pattern liner 21. Another embodiment of the invention is a method of manufacturing dual damascene layer 13 where a dual damascene pattern liner 21 is formed over a cap layer 25 and within via holes. Yet another embodiment of the invention is a method of manufacturing dual damascene layer 13 where a dual damascene pattern liner 21 is formed over a cap layer 25 and within trench spaces.

 
Web www.patentalert.com

< Ultra low k plasma CVD nanotube/spin-on dielectrics with improved properties for advanced nanoelectronic device fabrication

< Liquid crystal display having passivation layer partially exposing gate insulating layer

> Channel MOSFET with strained silicon channel on strained SiGe

> Method of making semiconductor device by polishing with intermediate clean polishing
~ 00231