Outside a memory cell field, bit-line contacts are provided on the top bit lines and additional bit-line contacts are provided on the lower bit lines and are each connected in an electrically conductive way to a metallization layer provided for wiring. The bit-line contacts for the upper bit lines and the additional bit-line contacts for the lower bit lines are formed on opposite sides of the memory cell field and portions of the isolation trenches are present between the additional bit-line contacts.

 
Web www.patentalert.com

< CMOS transistor spacers formed in a BiCMOS process

< Magnetic memory device having a non-volatile magnetic section and manufacturing thereof

> Rail stack array of charge storage devices and method of making same

> Spin transfer magnetic element with free layers having high perpendicular anisotropy and in-plane equilibrium magnetization

~ 00235