A semiconductor integrated circuit device includes a global bit line, first and second section bit lines, a first transistor which connects the global bit line with the first section bit line, a second transistor which connects the global bit line with the second section bit line, a section selection circuit which selects one of the first and the second transistors, and a data latch circuit. The data latch circuit includes a data amplifier circuit which amplifies readout data from the first and the second section bit lines, a first data holding circuit which holds readout data and programming data to the first section bit line, and a second data holding circuit which holds readout data and programming data to the second section bit line.

 
Web www.patentalert.com

< Nonvolatile semiconductor memory device

< Method for manufacturing semiconductor device

> Magnetoresistive (MR) sensor temperature compensation and magnetic cross-term reduction techniques utilizing selective set and reset gain measurements

> Semiconductor memory device providing redundancy

~ 00268