Method and structure to decrease area capacitance within a buried insulator device structure are disclosed. A portion of the substrate layer of a buried insulator structure opposite the insulator layer from the gate is doped with the same doping polarity as the source and drain regions of the device, to provide reduced area capacitance. Such doping may be limited to portions of the substrate which are not below the gate.

 
Web www.patentalert.com

< Four-bit FinFET NVRAM memory device

< High voltage drain-extended transistor

> Integrated circuit package and process for fabricating the same

> Process for manufacturing semiconductor device

~ 00283