A semiconductor package is proposed. The semiconductor package includes a discrete semiconductor chip on a die pad, a plurality of bond pads situated next to the chip and formed with a plurality of connecting mechanisms and an encapsulant for encapsulating the chip and the pads. In a preferred embodiment the die pad and/or the bond pads comprise means for vertically and laterally interlocking the pads to the encapsulant. The interlocking means of the bond pads and the die pad significantly enhance the bonding strength between the pads and the encapsulant for preventing delamination or cracking, so that quality and reliability of the quad flat non-leaded semiconductor package comprising a discrete can be assured.

 
Web www.patentalert.com

< Method of manufacturing semiconductor apparatus

< Arrangement of wiring lines including power source lines and channel wirings of a semiconductor integrated circuit having plural cells

> Semiconductor device and method for manufacturing the same

> Stacked multi-chip semiconductor package improving connection reliability of stacked chips

~ 00294