An apparatus and method for executing a Viterbi algorithm includes initial state registers, at least one transition register, and an adder/subtracter network. Furthermore, evaluation units and a selection unit are provided for switching the apparatus between a first operating mode and a second operating mode. The selection unit can select different evaluation units depending on the selected operating mode.

 
Web www.patentalert.com

< X-tree test method and apparatus in a multiplexed digital system

< System and method for processing digital data while buffering digital data in a buffer memory

> Computer implemented design system, a computer implemented design method, a reticle set, and an integrated circuit

> Methods of utilizing programmable logic devices having localized defects in application-specific products
~ 00298