A power semiconductor device which includes gate liners extending along gate insulation liners and an insulation block spacing the two gate liners.

 
Web www.patentalert.com

< Apparatus and method for a memory array with shallow trench isolation regions between bit lines for increased process margins

> Recessed gate structure with stepped profile
~ 00459