A memory cell with one transistor on a floating body region isolated by its lower surface by a junction. According to the present invention, the junction is non-planar and, for example, includes a protrusion directed towards the transistor surface.

 
Web www.patentalert.com

< CMOS image sensor and method for manufacturing the same

> Non-volatile semiconductor memory element and corresponding production and operation method

> Vertical field-effect transistor and method of forming the same
~ 00523