An alignment key structure in a semiconductor device is provided. The alignment key structure includes an insulation layer formed on a substrate, and a passivation layer pattern formed on the insulation layer. The insulation layer includes a plurality of metal wirings. The passivation layer pattern includes a first opening that exposes at least one of the metal wirings. Moreover, the first opening has a width which is narrower than a width of the exposed metal wiring.

 
Web www.patentalert.com

< Semiconductor device assemblies and packages including multiple semiconductor device components

> Semiconductor wafer examination method and semiconductor chip manufacturing method

> Semiconductor device

~ 00536