A method used to fabricate a semiconductor device comprises etching a dielectric layer, resulting in an undesirable charge buildup along a sidewall formed in the dielectric layer during the etch. The charge buildup along a top and a bottom of the sidewall may reduce the etch rate thereby resulting in excessive etch times and undesirable etch opening profiles. To remove the charge, a sacrificial conductive layer may be formed to electrically short the upper and lower portions of the sidewall and eliminate the charge. In another embodiment, a gas is used to remove the charge. After removing the charge, the dielectric etch may continue. Various embodiments of the inventive process and structures are described.

 
Web www.patentalert.com

< Structure and method for enhancing resistance to fracture of bonding pads

> Method for producing a semiconductor component having a metallic control electrode, and semiconductor component

> Die-up integrated circuit package with grounded stiffener

~ 00536