The present invention provides bond pads structures between semiconductor integrated circuits and the chip package with enhanced resistance to fracture and improved reliability. Mismatch in the coefficient of temperature expansion (CTE) among the materials used in bond structures induces stress and shear on them that may result in fractures within the back end dielectric stacks and cause reliability problems of the packaging. By placing multiple metal pads which are connected to the bond pad through multiple metal via, the adhesion between the bond pads and the back end dielectric stacks is enhanced.

 
Web www.patentalert.com

< Non-planar transistor and techniques for fabricating the same

> Etch aided by electrically shorting upper and lower sidewall portions during the formation of a semiconductor device

> Method for producing a semiconductor component having a metallic control electrode, and semiconductor component

~ 00536