A method is provided for pre-fetching data into a cache memory. A first cache-line address of each of a number of data requests from at least one processor is stored. A second cache-line address of a next data request from the processor is compared to the first cache-line addresses. If the second cache-line address is adjacent to one of the first cache-line addresses, data associated with a third cache-line address adjacent to the second cache-line address is pre-fetched into the cache memory, if not already present in the cache memory.

 
Web www.patentalert.com

< R and C bit update handling

< Multiple page size address translation incorporating page size prediction

> Method and apparatus for increasing load bandwidth

> Cached field replaceable unit EEPROM data

~ 00613