A hybrid resistor/FET-logic demultiplexer (demux) is provided. According to an embodiment, hybrid nonoelectronics, which incorporate nanodevice crossbars on CMOS backplane circuits, can be implemented using the subject demux as the interface between the nanowires in the nanodevice crossbars and the microwires fabricated in the CMOS domain. Embodiments of the present invention incorporate resistor-logic and FET-logic to realize the demultiplexing function. In various embodiments, a single column of p-type FETs is used to convert the linear voltage output of a resistor-logic demux core into a nonlinear output so that the desired demultiplexing function can be much better approximated. The resistor-logic demux core design can still be optimized using constant weight codes, whereas the optimization constraint on the constant weight code construction is largely relaxed, which can result in a more area efficient demux.

 
Web www.patentalert.com

< Quantum dot array and production method therefor, and dot array element and production method therefor

< Hybrid Schottky source-drain CMOS for high mobility and low barrier

> Static random access memory

> Systems and methods for classifying and transferring information in a storage network

~ 00615