A system and a method for asynchronously signaling interrupts from a plurality of devices in a computing system, while optimizing the latencies in handling the interrupts. In a particular embodiment, an interrupt is signaled via a plurality of daisy chained devices by handing over the interrupt request from one device to another while retaining information regarding any interrupts handed over (also referred to as passed). In this way, the interrupt source can be readily identified (using a binary search, for example) thereby reducing interrupt latency and memory resources required to retain interrupt history.

 
Web www.patentalert.com

< Minimizing power noise during sensing in memory device

< Memory device with power noise minimization during sensing

> SDRAM memory device with an embedded NAND flash controller

> Method of forming memory with floating gates including self-aligned metal nanodots using a coupling layer

~ 00621