Accuracy of sensing operations, such as read or verify, in a memory device is improved by avoiding fluctuations in a sense amp supply voltage which can occur when different sense amps are strobed at different times. First and second sets of sense amps perform a sensing operation on respective storage elements, such as in an all bit line configuration. The first set of sense amps is strobed at a first time point. In response, a sensed analog level is converted to digital data. The A/D conversion relies on the sense amp supply voltage being accurate. To avoid a fluctuation in the sense amp supply voltage, a bypass path allows the storage elements associated with the first set of sense amps to continue to draw power from the sense amp supply voltage. The second set of sense amps is strobed at a later, second time point.

 
Web www.patentalert.com

< Applying adaptive body bias to non-volatile storage based on number of programming cycles

< Minimizing power noise during sensing in memory device

> Signaling an interrupt request through daisy chained devices

> SDRAM memory device with an embedded NAND flash controller

~ 00621