An MRAM device (200) and method of manufacturing thereof having second
conductive lines (228) with a narrow width. The second conductive lines
(228) partially contact the resistive memory elements (214), reducing
leakage currents in neighboring cells (214).