Metal spacer gate for CMOS FET

   
   

A method and structure for a metal oxide semiconductor transistor having a substrate, a well region in the substrate, source and drain regions on opposite sides of the well region in the substrate, a gate insulator over the well region of the substrate, a polysilicon gate conductor over the gate insulator, and metallic spacers on sides of the gate conductor.

 
Web www.patentalert.com

< Semiconductor device including a channel stop structure and method of manufacturing the same

< MIS transistor having an LDD structure

> Bonded wafer with metal silicidation

> Nonplanar device with stress incorporation layer and method of fabrication

~ 00189