The number of design processes for fabricating semiconductor devices can be reduced by parallel connection of a plurality of unit bipolar transistors Qu that are completely electrically isolated from each other in a semiconductor layer of an SOI substrate 1 to form a bipolar transistor having a large current capacity.

 
Web www.patentalert.com

< Method and apparatus for using connection graphs with potential diagonal edges to model interconnect topologies during placement

< Design and optimization methods for integrated circuits

> Automatic method and system for instantiating built-in-test (BIST) modules in ASIC memory designs

> Maximum flow analysis for electronic circuit design
~ 00281